A robust, subthreshold 12T SRAM bitcell with BL leakage compensation and bit-interleaving capability
نویسندگان
چکیده
منابع مشابه
A Sub-threshold 9T SRAM Cell with High Write and Read ability with Bit Interleaving Capability
This paper proposes a new sub-threshold low power 9T static random-access memory (SRAM) cell compatible with bit interleaving structure in which the effective sizing adjustment of access transistors in write mode is provided by isolating writing and reading paths. In the proposed cell, we consider a weak inverter to make better write mode operation. Moreover applying boosted word line feature ...
متن کاملA Minimum Leakage Quasi-Static RAM Bitcell
As SRAMs continue to grow and comprise larger percentages of the area and power consumption in advanced systems, the need to minimize static currents becomes essential. This brief presents a novel 9T Quasi-Static RAM Bitcell that provides aggressive leakage reduction and high write margins. The quasi-static operation method of this cell, based on internal feedback and leakage ratios, minimizes ...
متن کاملRobust Methodology for State of the Art Embedded SRAM Bitcell Design
A design and verification methodology of advanced SRAM bitcell design is described. Dense bitcells, drawn for embedded SRAM memory applications, are drawn and simulated for cell functionality and stability. After first-pass design, lithographic correction is determined using analytical and iterative simulation routines. Analytical corrections are tailored to comprehend not only specific tool an...
متن کاملNovel Subthreshold and Gate Leakage Reduction Techniques for 6T-SRAM Cell
Power has been an important issue for the present day microelectronic circuits of Soc designs. In the entire phase of design controlling power and dealing with power dissipation is very important. There are six leakage components in a MOS transistor. About 50 % of the total power consumption is through leakage components alone. Out of this 40 % power dissipation is through transistors.Out of th...
متن کاملA robust 12T SRAM cell with improved write margin for ultra-low power applications in 40 nm CMOS
Near-threshold operation is garnering growing attention for ultra-low power applications despite the fact the reliability of the near-threshold digital systems warrants unprecedented scrutiny of robustness measures to ensure correct functionality under stringent environmental and manufacturing scattering specifications. In this paper, an ideal theoretical read and write static noise margins (RS...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Electronics Express
سال: 2018
ISSN: 1349-2543
DOI: 10.1587/elex.15.20180758